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ABSTRACT 
Motivated by the recent advances in fast fault simu- 
lation techniques for large combinational circuits, a 
panel discussion has been organized for the 1988 
International Test Conference. This paper is a col- 
lective account of the position statements offered by 
the panelists. 
1. Introduction (Balaji Krishnamurthy) 
1.1 Preamble: Fault simulation has attracted considerable 
attention among test engineers over the past few years. This 
increased focus on fault simulation can be attributed, in part, to 
the increasing complexity of designs and to the critical and 
CPU intensive role that testing plays in the design process. 
However, much of the increased attention to fault simulation 
stems from the expanding role that fault simulation has begun 
to play in VLSI testing. Fault simulation has been advocated 
as a tool for addressing a spectrum of issues ranging from 
analyzing testability [lo] to evaluating the effectiveness of 
random pattems in deterministic test generation [381. 
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One of the advantages of such intense focus is that a variety 
of new and distinctly different approaches to the problem have 
been uncovered. In the past five years, the primary goal of 
these efforts has been to achieve fast fault simulation of large 
combinational circuits. 
Motivated by this high-toned activity in the area, a panel 
discussion has been organized for the 1988 International Test 
Conference to discuss: “What is the Path to Fast Fault Simu- 
lation?” A group of eminent panelists have been recruited to 
represent each of several different approaches to the problem. 
This paper is a collection of position statements offered by 
each of the panelists together with this introduction Written by 
the moderator. 
1.2 Background on Fault Simulation: Informally, fault 
simulation is the task of determining the set of faults detected 
by a sequence of test patterns for a given circuit. However, 
there are a some nuances of this problem that are worth noting. 
First, there is the perennial distinction between combinational 
and sequential logic. Although the panel discussion will be 
oriented towards combinational logic (whose applications 
include scan-path designs), there is something to be said about 
algorithms that can be lifted to sequential circuits. Secondly, 
there is the issue of fault dropping, an acceptable approach 
when evaluating the test coverage, but not acceptable for 
developing fault dictionaries. Finally, there is the distinction 
between identifying the detected faults versus tagging the 
faults with the output(s) where they are detected - a subtlety of 
importance in BIST applications. 
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The basic approach to fault simulation, known as single- 
fault propagation, consists of injecting the fault and perfom- 
ing the required logic simulation. Note that when the fault is 
injected, logic simulation need be performed only to the extent 
that the fault propagates. Consequently, a routine logic simula- 
tion algorithm would perform a large amount of unnecessary 
computations. At the risk of oversimplification, it might be 
argued that most of the more sophisticated algorithms reported 
in the early 70's concentrated on weeding out the unnecessary 
computations. Both the concmnt  1371 and deductive [71 
fault simulation algorithms fall in this category. (A notable 
exception, of course, is the parallel-fault fault simulation algo- 
rithm [36].) A more detailed account of the earlier approaches 
1.3 The Panel: The panel will consist of six members each 
representing a different approach to fast fault simulation. The 
panelists were asked to take a somewhat extreme position, 
maybe even a more extreme position than they would normally 
advocate. The positions of the six panelists can be grouped 
into three pairs. 
The first pair advocates parallel pattem fault simulation 
with the distinction beiig that Waicukauski prefers a clean and 
simple algorithm while Schulz advocates a judicious collection 
of intelligent heuristics for increased speed. Observe that both 
solutions attempt to exploit the commonality of the computa- 
tions for a single fault under a set of patterns. 
to the fault simulation problem can be found in any of the fol- 
lowing texts: [9,15,28,31]. 
The second pair exploits the commonality of computations 
for neighboring faults under a single pattem. This leads them 
to analyze the circuit graph and consider the topological con- 
straints. The distinction between the two approaches in this 
pair is that while Seth conducts an extensive graph-theoretic 
analysis of the circuit graph, Abramovici opts for a less 
thorough analysis and in turn, settles for an approximate solu- 
tion. 
Much of the recent work on fault simulation has focused 
more on the commonalities amongst computations. Notice that 
when you inject each of two neighboring faults (under a fixed 
test pattem) and perform the corresponding logic simulation 
tasks, there is likely to be a lot of commonality in the two com- 
putations. Likewise, if you inject the same fault under two dif- 
ferent test patterns, once again there is likely to be much topo- The last pair offers drastically different solutions from the 
logical similarity in the logic simulations. The newer previous ones. Rogers points out that in the long run, one must 
approaches exploit this similarity and identify common compu- exploit the inherent hierarchy in digital designs. Mathews, on 
tations that do not need to be performed repeatedly. The fist the other hand, advocates the effective use of parallel and spe- 
approach in this line of reasoning is the (now attributed to folk- cial purpose hardware to obtain fast fault simulation. (Note 
lore) linear-time algorithm for fanout-free circuits [22]. that these two solutions are the only ones that can accommo- 
date sequential logic.) 
In pursuing this line of reasoning in the 80's reconvergent 
fanout has been a nemesis of the fault simulation problem. It should be pointed out that the six camps represented here 
While a number of new techniques for handling reconvergent are not intended to be an exhaustive list of the recent 
fanout have been proposed, a linear time solution to the general approaches. Further, each panelist represents a school of 
fault simulation problem is by no means solved. In fact, there thought rather than an individual's work. Consequently the 
seems to be little hope for a provably linear solution to the work of many other authors is represented here. Nevertheless, 
problem [19]. Nevertheless, many new approaches to the fault there are some omissions which include the statistical 
simulation problem have been adequately justified empirically. approaches to fault simulation [24] (that yield a far less 
accurate result, albeit for considerably smaller CPU resources) A commehensive comDilation of these recent attacks on the 
and to the recent symbolic approach to fault simulation stem- 
ming from the work of [ 1 13. 
problem is conspicuously absent in the literature. On the other 
hand, at this time any such compilation will fast be rendered 
obsolete. This void was the primary motivation for this panel 
discussion. 
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What follows is a statement of position h m  each of the six 
panelists with their individual identity duly noted. It is the 
hope of this moderator that ensuing from these statements of 
position will arise a fruitful and lively discussion on the merits 
and drawbacks of the different approaches, and that this discus- 
sion will pave the way for a comprehensive and objective 
account of the current state of fast fault simulation. 
2. Parallel Pattern Fault Simulation (John Waicukauski) 
The parallel simulation of patterns is widely recognized as 
the fastest software fault simulation technique that is currently 
available. There are many forms of parallel pattem simulation 
that are practiced [8,13,23,26,27,32], but the method [381 
where it is combined with single fault propagation (PPSFP) is 
particularly attractive and will be the focus of this paper. The 
results of this fault simulator are exact and are obtained with 
minimal CPU time without the expense of special purpose 
hardware or complex software. 
The PPSFP Fault Simulator is totally optimized for designs 
that can be treated as combinational (i.e. LSSD). It is a 2- 
value, zero delay, 256 pattem-per-pass simulator. Its high per- 
formance is due to simulating many patterns in parallel and 
then performing single fault propagation to determine if a fault 
is detectable. Single fault propagation minimizes the number 
of gate calculations needed to determine if a given fault is 
detectable for a set of 256 pattems. Fault values are calculated 
beginning at the point of the fault and continue forward only 
for gates that continue to propagate differences for any of the 
256 patterns. This typically reduces the average number of 
gate calculations per fault per set of 256 patterns to about 10 
and is relatively independent of the circuit size. 
The fault simulator has truly become the most powerful 
tool that is used in today’s testing. It can evaluate the test cov- 
erage of a set of patterns and by identifying undetected faults 
allowing enhancement of the pattems. Furthermore, whenever 
a device fails a test, the fault simulator can be used to diagnose 
the cause of the failure. Finally, an efficient fault simulator 
may be used as a kind of test generator by identifying pattems 
that detect faults from a set of random (or weighted random) 
pattems. 
The PPSFP Fault Simulator has been shown to perform all 
these functions very efficiently. The fault simulation results on 
the ISCAS benchwork designs have been published [38]. The 
largest ISCAS design containing 3827 logic gates required 
only 83 CPU seconds (IBM 3081) to calculate the test cover- 
age of 500 thousand random patterns. Using the PPSFP Fault 
Simulator to perform failure diagnosis, an experiment was con- 
ducted on a structure that contained over 100 thousand logic 
gates [40]. In each of 10 cases, the diagnosis successfully 
identified the defect down to a single fault equivalence class in 
an average of 8 CPU seconds (IBM 3081). Finally, the 
weighted random pattern (WRP) test generator (currently used 
by IBM to create tests for its high performance chips) used the 
PPSFP Fault Simulator to test the bulk of the faults. The total 
W W  test generation time for the largest ISCAS design to test 
all non-redundant faults was 14 seconds (IBM 3081). of which 
only 3 seconds were used in actual fault simulation. Clearly, 
fault simulation has become cheap relative to the other costs of 
test. 
There is nothing elegant or complex about simulation by 
parallel pattem single fault propagation. It is a simple, yet 
efficient solution to fault simulation which has long been con- 
sidered prohibitively expensive. The implementation of the 
algorithm is extraordinarily easy and can be run on any kind of 
computer. Even the computer memory requirement is modest 
compared to other simulation techniques. However, it is 
limited to devices which are combinational in nature such as 
LSSD. But for devices that meet this condition, it is the most 
cost effective way to provide fault simulation that can pre- 
cisely evaluate test coverage, perform failure diagnosis, and 
serve as an efficient test generator. 
3. Intelligent Heuristics (Michael Schulz) 
A diverse set of experiences and results have been reported 
in the literature [5,6,26,29,39] on speeding up fault simula- 
tion algorithms. Concluding from these results, the following 
global goals should be used as a guideline when searching for 
improvements of fast fault simulation in combinational cir- 
cuits: 
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1. Apply parallel processing of pattems at all stages of the 4. Improved fault injection. The applied method of fault 
fault simulation procedure 
2. Avoid all unnecessary operations 
injection guarantees that the forward propagation process 
of the fault effects can be stopped as soon as possible. 
5. Dynamic update of the check-up criterion. Whenever 
the forward propagation of the fault effects reaches a pri- 
mary output and new faults are marked as detected, the 
check-up criterion is dynamically updated in order to 
avoid unnecessary operations. 
3. Reduce the number of signals for which explicit fault 
simulations have to be performed 
4. Reduce the number of gate evaluations which are 
required for explicit fault simulations 
With these global goals in mind, a highly efficient fault 
simulation approach (applying parallel processing of pattems 
To conclude, all heuristics employed for accelerating fast 
fault simulation algorithms, must definitely be 
at all stages of the calculation procedure) has been developed 
and presented very recently [5,6].  Basically, it represents a 
combination of the PPSFP method and the well-known concept 
(1) of linear complexity with respect to the number signals 
in the circuit, and 
of fanout-free regions (FFRs) [22], which offers the important (2)  well-suited to parallel processing of pattems. 
advantage of restricting the expensive explicit fault simulations 
to the fanout stems (FOSs) and of determining the observabili- 
ties inside the FFRs of a combinational circuit with the aid of 
an inexpensive backward traversal procedure. In addition, 
significant gains in efficiency result from the application of 
numerous acceleration techniques, which can be viewed as 
intelligent heuristics and which are briefly described below: 
Unless a distinct heuristic fulfills both of those conditions, 
no speed-up will result from its application. For example, if 
the check-up for the FFRs cited above could not be performed 
by parallel processing of patterns, the effort required for 
evaluating the check-up criterion would presumably be larger 
than the achievable savings in the explicit fault simulation of 
FOSs. Moreover, since the use of any heuristics, even those 
1. Check-up criterion. In order to reduce the number of 
FOSs for which an explicit fault simulation has to be exe- 
cuted, a check-up of the FE% establishes whether or not 
the explicit fault simulation of the corresponding FOS 
may lead to detecting a fault, which is still uncovered 
[5,61. 
satisfying both conditions (1) 
tional overhead in 
(2) ,  induces some computa- 
of cpu-he, all heuristics should be 
very carefully and fle.&ly. 
4. Graph Theoretic (Sharad Seth) 
2. Taking advantage of structural circuit characteristics. 
While independent funout branches [lo] can be 
employed for further reducing the number of FOSs for 
which explicit fault simulations have to be carried out, a 
significant reduction of the number of gate evaluations, 
which are necessary for explicitly fault-simulating the 
FOSs, is achieved by exploiting the dominance relation- 
ships between FOSs [5,6].  Note that the independent 
fanout branches and the dominators of FOSs are very 
similar to the exit lines referred to in [29]. 
3. FFR-dropping. If all faults in a certain FFR have been 
detected, this FFR is totally neglected during the further 
fault simulation process. 
4.1 Introduction: Fault simulation, as a tool, is useful in a 
wide range of applications: fault grading, testability analysis, 
test generation, compilation of fault dictionaries, analyzing 
aliasing errors or fault coverage in BIST structures, etc. The 
approach chosen for (fast) fault simulation is not entirely 
independent of the target application. For example, an approx- 
imate approach may be acceptable in fault grading; the fault- 
dropping technique, though generally useful in gaining speed, 
cannot be used in the fault-dictionary and the BIST applica- 
tions. Thus, the pungent definite article in the title of this panel 
discussion is surely more rhetorical than real! To equivocate 
further, not all the approaches to be defended by the various 
panelists appear to be mutually exclusive. For example, 
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hardware solutions are not incompatible with most fault simu- 
lation methods and the graph theoretic approach can be applied 
to single-fault propagation which is the basis for the parallel- 
pattem method. With these disclaimers, I will proceed to 
describe what the salient features of the graph-theoretic 
approaches are and why they might be superior to other com- 
peting methods. Only combinational circuits are assumed to be 
of concem to this panel. 
The circuit graph, representing connectivity of elements, is 
a natural data structure for a circuit and as such, all methods of 
fault simulation are trivially graph-theoretic. However, very 
few methods process this graph structure explicitly and base 
fault simulation heavily on the information derived from such 
processing. Thus, in our view, the traditional fault simulation 
methods - parallel, deductive, and concurrent - are not graph- 
theoretic. Neither are some others which may be understood in 
terms of graph ideas but do not involve much explicit pmess- 
ing of the graph structure. An example would be the critical 
path tracing method [l] which is explained in terms of the 
graph theoretic notions of fanout-free regions and capture lines 
found implicitly by the algorithm. 
4.2 Why graph based fault simulation? Graph theoretic 
approaches have appeared for both parallel and single pattem 
fault simulation. A clue to the efficiency of graph based algo- 
rithms comes from considering the basic sources of fault simu- 
lation complexity, namely self making (that is, cancellation of 
the effect of a stem fault propagating along multiple paths at a 
reconvergent gate) and multiple path sensitization. In circuits 
without reconvergent fanouts such effects can not be present 
and known techniques, e.g. critical path tracing, can be adapted 
for exact linear time fault simulation. In other circuits (unfor- 
tunately, most real-world circuits), self masking and multiple 
path sensitization preclude inference of a stem’s detectability 
directly from its fanout branches. Any exact fault simulation 
method must explicitly or implicitly analyze reconvergences of 
sensitized paths emanating from a stem and its efficiency is 
essentially determined by how quickly it can carry out such 
graph-based processing. 
4.3 Some Recent Work: Graph based algorithms may 
involve static or dynamic processing of the circuit graph. 
Static processing is independent of the input pattems and 
represents a one-time cost in a preprocessing phase. Dynamic 
processing, on the other hand, is pattem dependent and must be 
repeated for each input. Several recent proposals involve only 
static processing. For example, the dominators in the 
transformed circuit graph with an auxiliary output are coupled 
with a priority queue data structure to develop an efficient sin- 
gle fault propagation algorithm in [20]. In another proposal, 
stem region and its exit lines of each reconvergent stem in a 
circuit are found in the preprocessing phase and shown to pro- 
vide fairly reliable estimates of fault simulation complexity of 
a circuit [291. An exact and efficient fault simulation method 
based on stem regions has also been reported [30] and is said 
to perform favorably compared to the fastest reported fault 
simulator [5] on the ISCAS benchmark circuits. 
In a purely dynamic approach Ke et al. [25] propose creat- 
ing an auxiliary graph to reflect self masking and multiple sen- 
sitization constraints between lines of the circuit. These con- 
straints are propagated in a single backward pass avoiding pro- 
pagation of individual stem faults. Another notable recent con- 
tribution [21] involves repeated steps of graph compaction 
reminiscent of the flow graph manipulations used in code 
optimization algorithms. The method is shown to outperform 
all  previously published fault simulation algorithms on a hard 
and an easy family of circuits. This method is also notable for 
solving more than the standard fault simulation problem: it can 
tag each detected fault with the output(s) at which it will be 
detected by the input pattem thus being useful in applications 
involving fault dictionaries and BIST. 
4.4 Conclusion: A family of graph based algorithms are now 
available for single and parallel pattem fault simulation of 
combinational logic circuits. Their performance directly 
reflects the basic complexity of fault simulation arising from 
reconvergent fault propagation paths. Indeed, experimental 
data on early implementations indicates these algorithms to be 
some of the fastest available. 
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5. Approximate Solutions (Miron Abramovici) 
Conventional fault simulation is a very expensive computa- 
tional process. The question “What is the Path to Fast Fault 
Simulation?” has several valid answers, depending on the 
environment where fault simulation is used and on the applica- 
tion it supports. 
Even the fastest general-purpose fault simulation algorithm 
- concurrent simulation - requires lots of CPU time. Software 
implementations can be accelerated using hierarchical model- 
ing [35]. Significant speed-ups are realized by implementing 
the algorithms with special-purpose hardware or by distribut- 
ing the fault list among the processing units of a general- 
purpose multiprocessor [17]. 
Several approximate fault simulation techniques have been 
developed with the goal of trading off some accuracy in results 
for a substantial reduction in the computation cost. The most 
important aspect of an approximate method is the nature - pes- 
simistic or optimistic - of its approximations. If the only 
objective of fault simulation is to obtain an estimate of the 
fault coverage, then any approximate method is acceptable, 
provided that the extent of the approximation is small and can 
be bounded. Fault sampling [4] satisfies these requirements. 
However, for the other main applications of fault simulation - 
diagnosis and test generation - the use of optimistic approxi- 
mations is detrimental [2]. 
For circuits incorporating BIST hardware, the fault simula- 
tion problem is compounded by the large number of vectors 
that have to be evaluated. If BIST circuits can be treated as 
combinational during testing, one can use techniques special- 
ized for combinational circuits. The best methods for this 
application rely on parallel evaluation of groups of vectors 
[5,391. 
The best fault simulation method to support a test genera- 
tion system for combinational circuits is Critical Path Tracing 
(ClUPT) [l]. CRIPT is fast and its approximations occur sel- 
dom and are guaranteed to be pessimistic. Additional features 
of ClUPT allow test generation algorithms to be guided by 
fault simulation results 131. 
6. Hierarchical Fault Simulation (Bill Rogers) 
Hierarchical fault simulation reduces the space time pro- 
duct of fault simulation without using simplified models or 
constrained design techniques [35]. The computational com- 
plexity of the hierarchical approach is much more nearly linear 
than non-hierarchical [16] fault simulation, so the demand for 
more CPU cycles increases less explosively as circuit designs 
get larger. 
The hierarchical approach is based on using the design 
hierarchy and functional models (from design verification) to 
create alternative circuit representations which contain roughly 
iog(n) elements instead of the original n elements [33,34]. The 
representation can be reduced further by wrapping collections 
of lower level primitives into more complex primitives . [18] 
Since the simulator has fewer elements to simulate it goes fas- 
ter. The smaller circuit representation takes less memory so 
both the space and time requirements are reduced. Since the 
hierarchical approach affects the circuit representation and not 
the simulation algorithm, practically any simulator can be 
enhanced to exploit hierarchy. The adaptation is simple and 
the only requirement is that the simulator must support mixed 
mode simulation. 
There are other benefits of using hierarchy. The hierarchy 
provides a set of natural boundaries for partitioning and 
reconfiguration to create multiple different representations of 
the circuit. Each of the log(n) representations models a dif- 
ferent part of the circuit at the fault modeling level and the 
remainder of the circuit is modeled functionally. Each circuit 
representation is complete and can be simulated separately. 
This is perfect for distributed simulation [14]. The number of 
faults in each representation can be chosen to optimize 
throughput and the distributed simulation is so loosely coupled 
that it can be expanded indefinitely. 
The hierarchical approach also encourages overlapped 
design and test generation. As soon as a complete representa- 
tion of the circuit is available fault simulation and test genera- 
tion can begin by using functional fault models [12]. These 
can be mixed with more detailed fault models as the design 
becomes more complete. A preliminary test can be developed 
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and then refined along with the design. Mixed fault modeling 
is natural in this environment. For example, stuck-at faults can 
be modeled in gates while missing and extra crosspoints are 
modeled in PLAs. Hierarchical simulation couples nicely with 
the design process and supports mixed fault modeling which in 
turn also supports mixed technology designs. 
Since the hierarchical approach is an enhancement to exist- 
ing algorithms there is minimal impact on accuracy. If the 
underlying algorithm supports sequential circuits or transistor 
based designs so does the hierarchically enhanced algorithm. 
The hierarchical enhancements do not add any design con- 
straints except that the circuit design must be hierarchical. 
This is not an issue because large circuits cannot be designed 
without using a hierarchical methodology. 
Due to the reduced space and time requirements of 
hierarchical simulation, flexible fault modeling techniques, and 
suitability for large distributed simulation, hierarchical fault 
simulation is the most promising approach to fault simulation 
of tomorrow’s multimillion transistor integrated circuits. 
Because hierarchical techniques provide so many benefits and 
can be applied to most algorithms, research and development 
should first concentrate on exploiting hierarchy and later on 
enhancements to individual algorithms. 
7. Hardware Solutions (Rob Mathews) 
If you need fast fault simulation, adopt the hardware 
approach: run known, proven algorithms on fast hardware. 
Your simulation results will have a known relationship to test 
quality, and others will know what you mean when you give 
coverage numbers. With a proper choice of hardware and 
software, you can keep implementation costs down while 
achieving practical turnaround. For example, a hardware 
accelerator running concurrent fault simulation provides a 
cost-effective, low-risk, practical solution for fault simulation 
needs today. 
7.1 What is a good solution? There are four factors to con- 
sider in choosing a path to fault simulation: 
1) Acceptance of results. If it is not well known and widely 
accepted how your results relate to test quality, you don’t 
have a solution. 
2) Costs. A good solution must fit into existing design and 
test practices, have a reasonable price, and require rea- 
sonable setup and maintenance. 
3) Speed. A solution must deliver results quickly enough. 
4) Timeliness. If you need a solution soon, that solution had 
better be available soon. 
A hardware solution measures up along each of these dimen- 
sions. 
7.2 Acceptance The hardware approach is a proven solution. 
When people specify fault coverage, the coverage numbers it 
computes are the numbers they mean. These numbers have an 
established, empirical correlation to defect levels, given gate- 
level modeling of input and output faults. 
Similarly, the hardware approach employs the algorithms 
that define fault simulation. The crucial coverage/quality 
relationship has proven to be sensitive even to apparently small 
changes in fault models and algorithms e.g., the unlying logic 
simulation algorithm. Thus, the MIL 38510 slash sheet 
specifies 95% gate-level coverage, but the military is going to 
considerable additional trouble to correlate results among vari- 
ous commercial implementations of the concurrent algorithm. 
A new algorithm is suspect until it is known to be equivalent to 
the accepted ones; non-equivalent or approximate solutions 
face an even larger burden of proof. 95 &5% is just not good 
enough. 
7.3 Costs The hardware approach is independent of design 
style. Tools and techniques for design and test vary widely. 
The hardware approach does not require a shop to face the real 
costs and risks associated with changing how it does business. 
Rather, it fits into the existing design flow. 
It works for general, sequential circuits with or without 
scan, BIST, etc. It works for high-impedance technologies. 
including sequential behavior associated with MOS faults. It 
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allows behavioral models to be included in the fault simula- 
tion. You needn’t redefine the problem to get a fast solution. 
The hardware approach requires no special setup. Since 
you can fault simulate with or without timing, you can proceed 
directly f” logic simulation to fault simulation without hav- 
ing to debug your circuit first. Also, you needn’t support two 
libraries: one for logic and another for fault - one library can 
do it all. 
7.4 Speed The hardware solution is practical today. Given 
enough memory, fast hardware can exploit the available paral- 
lelism in the computation. The concurrent algorithm provides 
between one and two orders of magnitude speedup over serial 
fault simulation. Full grading of a typical 1OK-gate ASIC need 
only take a few hours with commercially available hardware 
solutions. Moreover, a full, batch fault run is a worst case, 
since you are typically focusing on a portion of a design at a 
time as you develop tests; run time for such a partial run is pro- 
portionally less. 
The solution extends even to large problems. Hardware 
accelerators are in use today grading single circuits of 200K- 
gate complexity. 
7.5 Timeliness The hardware solution is in wide use today. 
Hundreds of fault simulators are in regular use on accelerators, 
mainframes, and supercomputers. Depending on your needs, 
you can choose from a half dozen commercial alternatives 
available from vendors today. 
In conclusion the path to fast fault simulation exists today: 
combine powerful hardware with known, proven algorithms. 
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